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Abstract— QR decomposition plays a huge role in the 
adaptive filtering, control systems and a computation modeling 
of the physical processes. This paper concerns the issue of a 
QR decomposition hardware implementation features based on 
Givens rotation technique. For speed-up of the computation 
purposes used a pipelined architecture and CORDIC 
algorithm. The hardware costs and speed of a computation is 
evaluated for a different adders architectures in the CORDIC 
algorithm. The Givens rotation technique is used because it 
have a simple architecture and optimized hardware 
implementation.  
Keywords— hardware algorithm, QR decomposition, 
CORDIC, pipelined architecture, Givens rotation, FPGA, adders 
architecture. 
I. INTRODUCTION  
QR decomposition is the linear equation solving 
technique and it's having a huge role in a such issues as a 
adaptive signal filtering, control systems, robotics and 
computation modeling of a physical processes. The Givens 
rotation technique is used for hardware implementation of 
the QR decomposition because it's having an effective design 
based on CORDIC algorithm. 
The Givens rotation technique based on upper-triangular 
matrix computation by a sequential rotating an adjacent 
components in a rows of the input matrix.  
The CORDIC algorithm use an simple add/subtract 
operations with a shift register to rotate input vector. It's 
widely used in a digital signal processing systems that 
constrained by a low available dimensions for embedding, 
especially in a multiple-input and multiple-output (MIMO) 
systems [7]. In other hand, the pipelined architecture gives an 
opportunity to use this algorithm in a high-speed digital 
communication systems. 
Nevertheless, that by default the CORDIC algorithm was 
proposed to compute a trigonometric functions besides 
implementing a multiplier/divider operator it's allowing to 
compute a several complex functions by applying the 
appropriate pre-processing to input parameters, configuring 
compute mode and post-processing to results. Pre-processing 
and post-processing to a matrix components also 
implemented based on CORDIC algorithm. This allows to 
simplify the design process. 
II. QR DECOMPOSITION BY GIVENS ROTATION TECHNIQUE 
Any non-singular matrix A, sized of MxN is allowing to 
decompose to a multiplication of the orthogonal matrix Q to 
the upper-triangular matrix R. Given a matrix A (1). 
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In this case, matrix Q is allowing equation (2) 
 QTQ = I. (2) 
Thus, taking into account the expression (1) and 
expression (2) the matrix R is calculating by the equation (3). 
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In the issues [1, 2] described a technique to calculate the 
upper-triangular matrix based on Givens rotation matrix Q 
(4, 5).  
 Q = Q1Q2…Qk = 1, (4) 
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After than the equation (3) is calculated, the matrix R can 
be expressed by the equation (6). 
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where X – is a member of the upper-triangular matrix set 
at above a main diagonal.  
The calculation costs of an member values iterative 
calculation of the upper-triangular matrix by taking into 
account the expression (5) primary relates to a multiply 
operator and a square root operator calculations. The QR 
decompose design throughput based on an iterative 
calculation technique is a matrix size dependent. This 
approach is not acceptable in the multi-input and multi-
output (MIMO) high-speed systems. 
In this paper proposed the calculation blocks pipelined 
architecture based on the CORDIC algorithm. 
III. HARDWARE ARCHITECTURE BASED ON THE CORDIC 
ALGORITHM 
The CORDIC algorithm is widely used thanks to its 
efficiency and a simple implementation capabilities for a 
trigonometric, a hyperbolic and other complex functions 
calculation based on add/subtract operation and shift 
registers. It is a valuable reason for those digital signal 
processing systems that's a multi-channel and a high-speed of 
processing with a limited hardware and dimension resources 
is a crucial.  
The generalized CORDIC algorithm is described by an 
equation (7).  
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Mode of the CORDIC algorithm is determined by the μ 
parameter and by a selecting of e(i) function accordingly to an 
equation (8).  
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Since the CORDIC algorithm actually implements a 
pseudo-rotation instead of a really rotation according to the 
chosen function, then a result is stretched by the factor 
K ≈ 1,646760258121. Thus a pre-processing and a post-
processing must be applied to the input and output data 
respectively.  
The Givens matrix calculation for an every matrix A 
member is implements according to the scheme in the Fig. 1.   
On the scheme 1 depicted that CORDIC algorithms is 
used in two modes sequentially [3]. In a step one the input 
data pre-processing is implements in the rotation mode with 
a configuration (9). 
 μ = 0, di = sign(z(i)), e(i) = 2–i. (9) 
For align an matrix rows amplitude ratios in the upper-
triangular matrix  the pre-processing is used for scaling a 
matrix A members by the using a scaling diagonal matrix S 
(10).  
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This operation excludes an iterated rotate calculation 
results delay for each matrix A rows.    
In a step two calculation of the matrix R (11) is 
implements in vectoring mode (12). 
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Fig. 1. The Givens rotation structural scheme. 
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 μ = 1, di = –sign(x(i)y(i)), e(i) = tan–12–i. (12) 
The calculations is ending by the post-processing in the 
rotation mode with a configuration (9). The post-processing 
also used for scaling a R (11) matrix members by using a 
diagonal matrix S' (13), then matrix (6) is a result of this 
operation.   
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where K – the stretching coefficient, m – the row number, 
that a diagonal matrix R member is located.  
The Givens rotation compute pipeline (Fig. 2) for each a 
matrix A row consist of a delay lines (Delay), a pre-
processing block (PreProc), a Givens rotation processing 
block (Proc) and a post-processing block (PostProc).   
IV. COMPARISON OF THE QR DECOMPOSITION HARDWARE 
COSTS WITH DIFFERENT ADDERS ARCHITECTURE 
There are many hardware architectures of the adders, that 
are different from each other by a compute speed and a 
hardware costs.  
The simplest in implementation is a ripple-carry adder 
architecture, with a sequential bit summing of a binary 
numbers [3]. The base compute cell of this architecture is a 
full adder (FA). The full adder consist of input signals – a 
carry in signal, a two terms signals and a output signals – a 
carry-out signal, a sum signals. The delay of a sum 
calculation for this architecture is relates with a composition 
of bit sequences. The maximum computation delay is relates 
with a length of terms, because carry-out signal must be 
evaluated on the each compute iteration.   
The most compute speed effective architecture is a carry 
look-ahead architecture. In this architecture the carry-out bit 
propagation and generation for each bit position is evaluated 
in the special compute unit. Based on values of propagation 
and generation bits the pre-computing may be done for 
several group of bits, that is proportional reduces the sum 
computing time. The sum computing delay also relates with 
a composition of bit sequences. But in difference with a 
ripple-carry sum architecture for that architecture the 
maximum computation speed is relates with a length of 
terms and with length of a carry look-ahead computation 
block.  
 
Fig. 2. The Givens rotation compute pipeline. 
Another one of the most effective architecture is based on 
a sum of terms pre-compute for two different input carry bits.  
The true result of the sum computation is selected depending 
on a result computed carry bit. The main difference of this 
architecture from a carry look-ahead architecture is a group 
of bits sum computation is implemented base on a sequential 
sum computation of an each bit terms.  The computation 
delay relates with a composition of bit terms. The maximum 
computation delay relates with a  length of terms and with a 
carry look-ahead block length. 
Another kind of an adder architectures relates with a 
probability of a bit-group occurrence with a generated or 
propagated bit group. The computation for this group may be 
dropped. This architecture includes capabilities of a carry 
look-ahead architecture and a carry-select architecture.  The 
delay for this architecture relates with a length and a 
composition of bit sequences.   
For minimizing a CORDIC algorithm computation delay 
is used a computing pipeline. As a result the computation 
delay of an algorithms becomes as computation delay of a 
one adder component with selected architecture. 
The characteristics of the above mentioned architectures 
is presented in a table 1. 
The necessary hardware resources for an implementation 
for a matrix with size 4×4 pipelined QR decomposition is 
presented in a table 2.  
TABLE I.  THE ADDITION COMPUTATION DELAY FOR 14-BIT LENGTH 
TERMS. 
Architecture Min. delay, clock cycles 
Max. delay, clock 
cycles 
Ripple-Carry adder 3 15 
Carry-Lookahead 
adder 2 4 
Carry-Select adder 4 5 
Carry-Skip adder 4 15 
TABLE II.  NECESSARY HARDWARE RESOURCES PROCESSING 
BLOCKS 
Based on the 
following 
architecture 
Flip-flops Processes 
Ripple-Carry adder 1420335 232875 
Carry-Lookahead 
adder 1666170 333855 
Carry-Select adder 1843695 403650 
Carry-Skip adder 1352025 302805 
 
The main advantage of the hardware implementation of a 
pipelined QR decomposition architecture may be noted a 
high compute speed, that allow to use QR decomposition in a 
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high speed telecommunication MIMO systems. The 
disadvantage of the above mentioned implementation in a 
fixed-point terms is a decreasing computation accuracy after 
a scaling pre-processing step, that is proportional relates with 
stretching coefficient K of the CORDIC algorithm. 
Choosing an more effective solution for a 
implementation algorithm taking into account the hardware 
features of the implementation device is allowing to increase 
bandwidth of the digital signal processing device based on 
QR decomposition. The fastest QR decomposition may be 
implemented based on the carry look-ahead adders. At the 
same time the using of a hardware DSP-slices allow to 
valuable increase speed of QR decomposition and to 
optimize compute architecture, taking into account a 
hardware capabilities. 
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